



# OPTIMIZATION WORKSHOP

Intel® VTune™ Amplifier and Intel® Advisor


Kevin O'Leary, Technical Consulting Engineer



# Changing Hardware Affects Software Development

More cores and wider vector registers mean more threads and more maximum performance! ... but you need to need to write software that takes advantage of those cores and registers.

More threads means  
more potential speedup.




Intel® Xeon® Processor	64-bit	5100 series	5500 series	5600 series	E5-2600	E5-2600 V2	E5-2600 V3	E5-2600 V4	Platinum 8180
Cores	1	2	4	6	8	12	18	22	28
Threads	2	2	8	12	16	24	36	44	56
SIMD Width	128	128	128	128	256	256	256	256	512

# The Agenda




Optimization 101


Threading



The uOp Pipeline



Tuning to the Architecture



Vectorization

The figure shows a screenshot of a performance analysis tool. It displays a table titled 'Function Call Sites and Loops' with columns for 'Function Call Sites and Loops', 'Perf', and 'Issues'. The data is as follows:

Function Call Sites and Loops	Perf	Issues
[loop in main at roofline.cpp:247]	2 Ineff	1 Possib
[loop in main at roofline.cpp:247]	1 Ineff	1 Ineff
[loop in main at roofline.cpp:247]	1 Ineff	1 Ineff
[loop in main at roofline.cpp:260]	1 Ineff	1 Ineff
[loop in main at roofline.cpp:273]	1 Ineff	1 Ineff
[loop in main at roofline.cpp:256]	1 Ineff	1 Ineff

Q & A



# Optimization 101

Take advantage of compiler optimizations with the right flags.

Linux*	Windows*	Description
-xCORE-AVX512	/QxCORE-AVX512	Optimize for Intel® Xeon® Scalable processors, including AVX-512.
-xCOMMON-AVX512	/QxCOMMON-AVX512	Alternative, if the above does not produce expected speedup.
-fma	/Qfma	Enables fused multiply-add instructions. ( <i>Warning: affects rounding!</i> )
-O2	/O2	Optimize for speed (enabled by default).
-g	/Zi	<i>Generate debug information for use in performance profiling tools.</i>

Use optimized libraries, like Intel® Math Kernel Library (MKL).

Linear Algebra	Fast Fourier Transforms	Vector Math	Summary Statistics	Deep Neural Networks	And More...
<ul style="list-style-type: none"><li>• BLAS</li><li>• LAPACK</li><li>• ScaLAPACK</li><li>• Sparse BLAS</li><li>• Sparse Solvers</li><li>• Iterative</li><li>• PARDISO*</li><li>• Cluster Sparse Solver</li></ul>	<ul style="list-style-type: none"><li>• Multidimensional</li><li>• FFTW interfaces</li><li>• Cluster FFT</li></ul>	<ul style="list-style-type: none"><li>• Trigonometric</li><li>• Hyperbolic</li><li>• Exponential</li><li>• Log</li><li>• Power</li><li>• Root</li><li>• Vector RNGs</li></ul>	<ul style="list-style-type: none"><li>• Kurtosis</li><li>• Variation coefficient</li><li>• Order statistics</li><li>• Min/max</li><li>• Variance-covariance</li></ul>	<ul style="list-style-type: none"><li>• Convolution</li><li>• Pooling</li><li>• Normalization</li><li>• ReLU</li><li>• Softmax</li></ul>	<ul style="list-style-type: none"><li>• Splines</li><li>• Interpolation</li><li>• Trust Region</li><li>• Fast Poisson Solver</li></ul>

# Adding Threading with Intel® Advisor

- Find good threading sites with the **Survey** analysis, then annotate the code to tell Advisor how to simulate threading and locking.
- Use the **Suitability** analysis to predict threading performance and the **Dependencies** analysis to check for correctness problems.

The screenshot shows the Intel Advisor 2018 Suitability Report interface. Key components and callouts include:

- Predicted program speedup:** Points to the 'Maximum Program Gain For All Sites: 5.74x' section, which also displays 'Serial time: 5.391s' and 'Predicted Parallel time: 0.938s'.
- Set hypothetical environment details to see effects:** Points to the 'Threading Model: Intel TBB' and 'CPU Count: 8' dropdown menus.
- See how each parallel site would scale on a given number of CPUs:** Points to the 'Scalability of Maximum Site Gain' graph, which plots 'Maximum Site Gain' against 'CPU Count' (2, 4, 8, 16, 32, 64).
- Experiment with what would happen if you changed the number or duration of parallel tasks without re-running the analysis:** Points to the 'Runtime Modeling' section, which includes sliders for 'Avg. Number of Iterations (Tasks): 14' and 'Avg. Iteration (Task) Duration: 0.374s', and checkboxes for 'Reduce Site Overhead', 'Reduce Task Overhead', 'Reduce Lock Overhead', and 'Enable Task Chunking'.

Site Label	Source Location	Impact to Program Gain	Total Serial Time	Total Parallel Time	Site Gain	Parallel Time
olve	nqueens_serial.cpp:...	5.74x	5.229s	0.777s	6.73x	0.777s

Site Label	Source Location	Impact to Program Gain	Total Serial Time	Total Parallel Time	Site Gain	Parallel Time
olve	nqueens_serial.cpp:...	5.74x	5.229s	0.777s	6.73x	0.777s


# Using Intel® VTune™ Amplifier for Threading Optimization

Use **Threading** analysis to see how well your program is using its threads.


Each thread is displayed on the timeline, with color coded activity.

- Coarse-grain locks indicate that your program is effectively single threaded.
- Thread imbalance is when the application isn't using all the threads all the time.
- Lock contention means your program is spending more time swapping threads out than actually working.


Coarse-Grain Locks



Thread Imbalance



High Lock Contention



# What is the uop Pipeline?

There are multiple steps to executing an instruction.



Modern CPUs **pipeline** instructions rather than performing all the steps for one instruction before beginning the next instruction.

The pip

Instruction 1	Fetch	Decode	Execute	Access Mem.	Write-back	
Instruction 2		Fetch	Decode	Execute	Access Mem.	Write-back
Instruction 3			Fetch	Decode	Execute	Access Mem.
Instruction 4				Fetch	Decode	Execute
Instruction 5					Fetch	Decode
Instruction 6						Fetch
	Cycle 1	Cycle 2	Cycle 3	Cycle 4	Cycle 5	Cycle 6

- The Front End, which fetches the instructions.
- The Back End, which executes the uops. Once completed, a uop is considered "retired."

A **Pipeline Slot** is a representation of the hardware needed to process a uop.


The Front End can only allocate (and the Back End retire) so many uops per cycle. This determines the number of Pipeline Slots. In general, there are four.

# Pipeline Slot Categorization

Pipeline slots can be sorted into four categories on each cycle.

- Retiring
- Bad Speculation
- Back End Bound
- Front End Bound

Each category has an expected range of values in a well tuned application.




App. Type:		Client/Desktop	Server/Database/ Distributed	High Performance Computing
Category				
↑	Retiring	20-50%	10-30%	30-70%
↓	Bad Speculation	5-10%	5-10%	1-5%
↓	Front End Bound	5-10%	10-25%	5-10%
↓	Back End Bound	20-40%	20-60%	20-40%




# Pipeline Slot Categorization: Retiring

This is the good category! You want as many of your slots in this category as possible. However, even here there may be room for optimization.




# Pipeline Slot Categorization: Bad Speculation

This occurs when a uop is removed from the back end without retiring; effectively, it's cancelled, most often because a branch was mispredicted.




# Pipeline Slot Categorization: Back End Bound

This is when the back end can't accept uops, even if the front end can send them, because it already contains uops waiting on data or long execution.




# Pipeline Slot Categorization: Front End Bound

This is when the front end can't deliver uops even though the back end can take them, usually due to delays in fetching code or decoding instructions.



# The Tuning Process




# Finding Hotspots



Use **Hotspots** analysis. Find where your program is spending the most time to ensure optimizations have a bigger impact.

- The Summary tab shows a high-level overview of the most important data.
- The Bottom-up tab provides more detailed analysis results.
  - The total amount of time spent in a function is divided up by how many CPUs were active during the time the function was running.
  - Low confidence metrics are grayed out: VTune uses statistical sampling and may miss extremely small, fast portions of the program.



# Determining Efficiency



Use **Microarchitecture Exploration** analysis. It's preconfigured with:

- appropriate events and metric formulae for the architecture
- hardware-specific thresholds for highlighting potential problems in pink

Inefficiency can be caused by:

- Not retiring enough necessary instructions.
  - Look for retiring rate lower than expected value.
- Retiring too many unnecessary instructions.
  - Look for underuse of AVX or FMA instructions.

Bad Speculation»	Back-End Bound »	Retiring »
0.0%	0.0%	100.0%
15.1%	46.4%	33.9%
1.6%	47.5%	48.8%
20.2%	39.3%	40.5%

Address	Source Line	Assembly
0x1400010f5	58	xor eax, eax
0x1400010f7	63	vmovd xmm0, edx
0x1400010fb	63	vpbroadcastd ymm1, xmm0

# Diagnosing the Bottleneck


Find  
Hotspots

Determine  
Efficiency

Diagnose  
Bottleneck

Implement  
Solution

Intel® VTune™ Amplifier has hierarchical expanding metrics categorized by the four slot types. You can follow the pink highlights down the subcategories to identify the root cause. You can hover over a column to see a helpful tooltip.



The screenshot shows the 'Microarchitecture Exploration' window in Intel VTune. The 'Bottom-up' tab is selected. The 'Grouping' is set to 'Function / Call Stack'. A table displays performance metrics for four functions: grid\_intersect, sphere\_intersect, grid\_bounds\_intersect, and tri\_intersect. The metrics are categorized into four columns: Back-End Bound, Front-End Bound, Bad Speculation, and Retiring. The 'Back-End Bound' and 'Bad Speculation' columns for the first three functions are highlighted in pink, indicating they are the primary bottlenecks.

Function / Call Stack	Back-End Bound	Front-End Bound	Bad Speculation	Retiring
▶ grid_intersect	41.3%	12.5%	13.8%	32.4%
▶ sphere_intersect	26.1%	13.5%	12.8%	47.6%
▶ grid_bounds_intersect	62.9%	10.9%	10.9%	15.3%
▶ tri_intersect	0.0%	46.3%	46.3%	34.7%

We can't cover all solutions today, but there's more information in the Tuning Guides:  
<https://software.intel.com/en-us/articles/processor-specific-performance-analysis-papers>



# Solutions Sampler

Find  
Hotspots

Determine  
Efficiency

Diagnose  
Bottleneck

Implement  
Solution

## Back End Bound

### Core Bound

#### Divider

- Use reciprocal-multiplication where possible.

### Memory Bound

#### Contested Access/Data Sharing

- Solve false sharing by padding variables to cache line boundaries.
- Try to reduce actual sharing requirements.


#### Remote Memory Access

- Affinitize/pin threads to cores.
- Use NUMA-efficient thread schedulers like Intel® Threading Building Blocks.
- Test whether performance improves using Sub-NUMA Cluster Mode.

#### Cache Misses

- Block your data.
- Use software prefetches.
- Consider Intel® Optane™ DC Persistent Memory.

# Understanding the Memory Hierarchy



Data can be in any level of any core's cache, or in the shared L3, DRAM, or on disk.

Accessing data from another core adds another layer of complexity

Cache coherence protocols – beyond the scope of today's lecture. But we will cover some issues caused by this.

# Cache Misses

**Why:** Cache misses raise the CPI of an application. Focus on long-latency data accesses coming from 2nd and 3rd level misses

Back-End Bound				
Memory Bound				
L1 Bound	L2 Bound	L3 Bound	DRAM Bound	Store Bound
20.0%	0.0%	6.7%	0.0%	0.0%
0.0%		0.0%		0.0%

"<memory level> Bound" = Percentage of cycles when the CPU is stalled, waiting for data to come back from <memory level>

**What Now:** If either metric is highlighted for your hotspot, consider reducing misses:

- Change your algorithm to reduce data storage
- Block data accesses to fit into cache
- Check for sharing issues (See Contested Accesses)
- Align data for vectorization (and tell your compiler)
- Use streaming stores
- Use software prefetch instructions

# Categorizing Inefficiencies in the Memory Subsystem

Back-End Bound													
Memory Bound												Core Bound	
L1 Bound	L2 Bound	L3 Bound				DRAM Bound		Store Bound				Divider	Port Utilization
		Contested Acc...	Data Sharing	L3 Latency	SQ Full	Memory Band...	Memory Lat... LLC Miss	Store Latency	False Shari...	Split Sto...	DTLB Store ...		
3.2%		0.0%	0.0%	0.0%	0.0%	0.2%	0.0%	3.3%	0.0%	0.0%	0.2%	0.0%	26.6%
11.3%	4.8%	0.0%	0.0%	100.0%	0.0%	9.5%	0.0%	1.1%	0.0%	0.2%	0.2%	4.8%	17.2%

- Back End bound is the most common bottleneck type for most applications.
- It can be split into Core Bound and Memory Bound
  - **Core Bound** includes issues like not using execution units effectively and performing too many divides.
  - **Memory Bound** involves cache misses, inefficient memory accesses, etc.
    - Store Bound is when load-store dependencies are slowing things down.
    - The other sub-categories involve caching issues and the like. Memory Access Analysis may provide additional information for resolving this performance bottleneck.

# VTune Amplifier Workflow Example- Summary View

Memory Access Memory Usage viewpoint (change)

Collection Log Analysis Target Analysis Type Summary Bottom-up Platform

## Elapsed Time: 6.689s

- CPU Time: 25.121s
- Memory Bound: 44.4% of Pipeline Slots
  - L1 Bound: 0.7% of Clockticks
  - L2 Bound: 0.0% of Clockticks
  - L3 Bound: 30.5% of Clockticks
- DRAM Bound: 8.0% of Clockticks
  - Loads: 17,604,528,120
  - Stores: 8,789,663,682
- LLC Miss Count: 46,352,781
  - Average Latency (cycles): 57
  - Total Thread Count: 4
  - Paused Time: 0s


High percentage of L3 Bound cycles

## System Bandwidth

This section provides various system bandwidth-related properties detected by the product. These values are used to define default High, Medium and Low bandwidth utilization thresholds for the Bandwidth Utilization Histogram and to scale overtime bandwidth graphs in the Bottom-up view.

- Max DRAM System Bandwidth: 80 GB
- Max DRAM Single-Package Bandwidth: 40 GB

# VTune Amplifier Workflow Example- Bottom-Up View




Over-Time DRAM Bandwidth

Over-Time QPI/UPI Bandwidth


Grid Breakdown by Function (configurable)

# VTune Amplifier Workflow Example- Bottom-Up View




Focus on areas of interest with "Zoom In and Filter"

Fine-grained details in Zoomed-in view



# VTune Amplifier Workflow Example- Bottom-Up View



DRAM and UPI Bandwidth are low.

Memory Bound function. 44% of pipeline slots are stalled.

Double-click a function for source view.



# VTune Amplifier Workflow Example- Source View

**Memory Access** Memory Usage viewpoint (change) ⓘ

Collection Log Analysis Target Analysis Type Summary Bottom-up Platform multiply.c multiply.c ⓘ

Source Assembly [Icons] Assembly grouping: Address

S. Li. ▲	Source	CPU Time	Memory Bound ⓘ				Loa..	Sto..
			L1 Bou.	L2 Bou.	L3 Bound	D. Bo.		
170	}							
171	}							
172	}							
179	#pragma omp parallel for							
180	for(i=0; i<msize; i++) {							
181	for(j=0; j<msize; j++) {	0.004s	0.0%		81.8%		4,5..	0
182	for(k=0; k<msize; k++) {	15.027s	0.0%		27.1%		90..	90..
183	c[i][j] = c[i][j] + a[i][k] * b[k][j];	9.889s	2.9%	0.0%	35.9%	0.0%	17,..	8,7..
184	}							

Metrics at a source line granularity

Inefficient array access pattern in nested loop

# Intel® Optane™ DC Persistent Memory

Determine whether your application can benefit from Intel® Optane™ DC Persistent Memory without the hardware using **Memory Consumption** analysis. Identify frequently accessed objects using a **Memory Access** analysis.

Memory Mode	App Direct Mode
Requires no special programming. Just turn it on and see if it helps!	Requires the use of an API to manually control memory allocation.
Not actually persistent. Acts like an extra layer of cache between DRAM and disk.	Comes in Volatile (non-persistent) and Non-Volatile (persistent) modes.
Hottest data should remain in DRAM while the rest goes to persistent memory instead of disk.	Hottest and/or store-heavy objects should reside in DRAM and the rest in persistent memory.

Non-Volatile Persistent Memory may not behave as expected. Errors can be detected early using **Intel® Inspector – Persistence Inspector**.

# Solutions Sampler



## Back End Bound

### Core Bound

#### Divider

- Use reciprocal-multiplication where possible.

### Memory Bound

#### Contested Access/Data Sharing

- Solve false sharing by padding variables to cache line boundaries.
- Try to reduce actual sharing requirements.

#### Remote Memory Access

- Affinitize/pin threads to cores.
- Use NUMA-efficient thread schedulers like Intel® Threading Building Blocks.
- Test whether performance improves using Sub-NUMA Cluster Mode.

#### Cache Misses

- Block your data.
- Use software prefetches.
- Consider Intel® Optane™ DC Persistent Memory.

## Front End Bound

### Front End Latency

- Use switches to reduce code size, such as /O1 or /Os.
- Use Profile-Guided Optimization (PGO) with the compiler.
- For dynamically generated code, try co-locating hot code, reducing code size, and avoiding indirect calls.

## Bad Speculation

### Branch Mispredicts

- Avoid unnecessary branching.
- Hoist popular branch targets.
- Use PGO with the compiler.

### Machine Clears

- Check for lock contention or 4k aliasing.

## Retiring

### You're doing more work than you need to.

- Use FMAs. Compile with `-fma` or `/Qfma` and the appropriate `-x` or `/Qx` option.
- Take advantage of vectorization with AVX-512!


# Vectorization 101

Vector registers and SIMD (Single Instruction Multiple Data) instructions allow a CPU to do multiple operations at once.



17	53	37	4
63	-9	42	81
80	44	79	85

- Use `/QxCORE-AVX512` or `-xCORE-AVX512` compiler flags.
  - If you don't see the expected improvement, try `COMMON-AVX512` instead.





Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to <http://www.intel.com/performance>

# Intel® Advisor

Intel® Advisor is a thread prototyping and vectorization optimization tool. Start with a **Survey** analysis.

Are your loops vectorized?

-  Vectorized Loop
-  Unvectorized Loop

What's dragging your performance down?  
What should you do next?

How much time is a given loop taking?

Are you using the latest instruction set?

What's preventing vectorization?

How efficient is your vectorization?

Summary Survey & Roofline Refinement Reports										
ROOFLINE	Function Call Sites and Loops		Performance Issues	Self Time	Total Time	Type	Why No Vectorization?	Vectorized Loops		
								Vect ...	Efficien ...	Gain E ...
	[-] [loop in main at roofline.cpp:247]		💡 2 Ineffective pe ...	7.594s	7.594s	Vectorized (Bod ...		AVX2	31%	1.22x
	[-] [loop in main at roofline.cpp:247]		💡 1 Possible ineffici ...	7.516s	7.516s	Vectorized (Body)		AVX2		
	[-] [loop in main at roofline.cpp:247]			0.078s	0.078s	Remainder				
	[+] [loop in main at roofline.cpp:260]		💡 1 Ineffective peel ...	3.016s	3.016s	Vectorized (Body ...		AVX2	99%	3.98x
	[+] [loop in main at roofline.cpp:273]		💡 1 Ineffective peel ...	2.484s	2.484s	Vectorized (Body ...		AVX2	99%	3.98x
[-] [loop in main at roofline.cpp:256]			0.016s	3.031s	Scalar	inner loop ...				

# Trip Counts...

**Trip Counts** analysis shows you loop trip counts and call counts. High call counts amplify the importance of tuning a loop. Scalar trip counts that aren't divisible by vector length cause remainder loops.

Loops with peels and/or remainders can be expanded.

This loop's scalar trip count was 1326, which doesn't divide evenly by 4.  
 $1326/4=331.5$

Function Call Sites and Loops	Perf... Issues	Self Time	Total Time	Type	Vectorized Loops			Trip Counts	
					Vect...	Efficien...	Gain E...	Average	Call Count
[loop in main at roofline.cpp:247]	2 Ine...	7.594s	7.594s	Vectorized (Bo...	AVX2	31%	1.22x	4	331; 2
[loop in main at roofline.cpp:247]	1 Poss...	7.516s	7.516s	Vectorized (Body)	AVX2			4	331
[loop in main at roofline.cpp:247]		0.078s	0.078s	Remainder				2	1000000

You can see which component loops are what type in this column.

Poor efficiency + high call count = major performance penalty!

This is especially important with the long vector registers of AVX-512!

# ... and FLOPS


Roofline first proposed by University of California at Berkeley:  
[Roofline: An Insightful Visual Performance Model for Multicore Architectures](#), 2009  
Cache-aware variant proposed by University of Lisbon:  
[Cache-Aware Roofline Model: Upgrading the Loft](#), 2013

Trip Counts analysis can also collect FLOP and Mask Utilization data.

- **F**loating-point **O**perations are used to calculate FLOPS (**F**loating Point **O**perations **P**er **S**econd)... but Integer operations are also supported!

FLOPS and IntOPS are computation-specific performance measurements. Collecting them produces a Roofline chart, a visual representation of performance relative to hardware limits.

- The horizontal axis is Arithmetic Intensity, a measurement of FLOPs per byte accessed. The vertical axis is performance.
- The dots are loops. The lines are hardware limitations; horizontal lines are compute limits and diagonal lines are memory limits.



# VNNI usage verification by Intel Advisor

Summary Survey & Roofline Survey Source: unknown Refinement Reports

Some target modules do not contain debug information  
Suggestion: enable debug information for relevant modules.

Function Call Sites and Loops	Performance Issues	CPU Time		Type	Wh. No Vec.	Vectorized Loops		Instruction Set Analysis		
		Total Time	Self Time			Vecto ...	Gain E ...	VL (V ...	Traits	Instruction Sets
jit.uni_reorder_kernel_f32		0.042s 2.0%	0.042s	Function					Type Conversions	Float32; ... 128 AVX; AVX512F_128; SSE; SSE4
mkldnn::impl::cpu::jit::uni_reorder_kernel_f32::process_unroll_generic_step		0.001s	0.000s	Function						Float32; ... 256 AVX; AVX2; AVX512F_256
mkldnn::impl::desc::create::mkldnn::impl::cpu::jit::avx512_core_x8s8s32x_conv_fwd_ker_t		0.010s	0.000s	Function					Extracts; Shuffles	Float32; ... 128/256 AVX; AVX2; AVX512DQ_128; AVX512DQ_256
mkldnn::impl::cpu::jit::avx512_core_x8s8s32x_convolution_fwd_ker_t		0.002s	0.000s	Function					Extracts; Shuffles	Float32; ... 128/256 AVX; AVX2; AVX512DQ_128; AVX512DQ_256
[loop in mkldnn::impl::desc::create::mkldnn::impl::cpu::jit::avx512_core_x8s8s32x_conv_fwd_ker_t]	2 Possible inefficiencies	0.010s	0.000s	Vectorized (Body)		AVX512		4; 8	Shuffles	Float32; ... 128/256 AVX; AVX2; AVX512DQ_128
mkldnn::impl::cpu::jit::uni_reorder_kernel_f32::simple_impl		0.001s	0.000s	Function						Float32; ... 256 AVX; AVX2
mkldnn::impl::cpu::jit::avx512_core_x8s8s32x_convolution_fwd_ker_t		0.001s	0.000s	Function						Float32; ... 128/256 AVX; AVX2
mkldnn::impl::cpu::jit::avx512_core_x8s8s32x_fwd_kernel<Xbyak::Zmm>::impl		0.001s	0.000s	Function						Float32; ... 128/256 AVX; AVX2
[loop in _jit_avx512_core_x8s8s32x_conv_fwd_ker_t]		0.033s	0.033s	Vectorized (Body)		AVX512		16; 64		Float32; ... 512 AVX512F_512; AVX512_VNNI_512
[loop in _jit_avx512_core_x8s8s32x_conv_fwd_ker_t]		0.019s	0.019s	Vectorized (Body)		AVX512		16; 64		Float32; ... 512 AVX512F_512; AVX512_VNNI_512
_jit_avx512_core_x8s8s32x_conv_fwd_ker_t		0.052s 2.5%	0.000s	Function					Type Conversions	Float32; ... 512 AVX512F_512; AVX512_VNNI_512
[loop in mkldnn::impl::cpu::jit::uni_reorder_kernel_f32::process_unroll_generic_step]		0.001s	0.001s	Vectorized (Body)		AVX		8		Float32; ... 256 AVX

Source Top Down Code Analytics Assembly Recommendations Why No Vectorization?

Loop in \_jit\_avx512\_core\_x8s8s32x\_conv\_fwd\_ker\_t



0.033s

Vectorized (Body) Total time

AVX512F\_512; 0.033s

AVX512\_VNNI\_512 Self time

Instruction Set

## Trip Counts

No Trip Counts data available.  
Collect Trip Counts to get more accurate recommendations and vectorization efficiency data.

Easily identify VNNI usage in the functions/loops



# Roofline


Roofline Video: <https://software.intel.com/en-us/videos/roofline-analysis-in-intel-advisor-2017>

Roofline Article: <https://software.intel.com/en-us/articles/intel-advisor-roofline>

The Roofline chart can be an effective means of identifying bottlenecks, and determining what optimizations to make where, for maximum effect.

It is a good indicator of:

- How much performance is left on the table
- Which loops take the most time
- Which loops are worth optimizing
- Likely causes of performance bottlenecks
- What to investigate next



# Memory Access Patterns & Dependencies

**Memory Access Patterns (MAP)** and **Dependencies** are specialized analysis types. Use them when Advisor recommends.

- MAP detects inefficient strides and mask utilization information.
- Dependencies determines whether it's safe to force vectorization in a loop that was left scalar due to the compiler detecting a potential dependency.

Summary Survey & Roofline Refinement Reports										
Site Location		Loop-Carried Dependencies		Strides Distribution		Access Pattern	Max. Site ...	Site Name	Recommendations	
🕒 [loop in main at example.cpp:..]		No information available		100% / 0% / 0%		All unit strides	288KB	loop_site_2		
🕒 [loop in main at example.cpp:..]		🔴 RAW:1		No information ava...		No informatio...	No infor...	loop_site_3	💡 1 Proven (real) de...	
🕒 [loop in main at example.cpp:..]		No information available		0% / 100% / 0%		All const strides	288KB	loop_site_5	💡 1 Inefficient memo...	
🕒 [loop in main at example.cpp:..]		🟢 No dependencies found		0% / 100% / 0%		All const strides	584KB	loop_site_7	💡 1 Inefficient memo...	
Memory Access Patterns Report			Dependencies Report		💡 Recommendations					
ID	🔍	Stride	Type	Source	Nested Func...	Variable references	Max. Site...	Modules	Site Name	Access Type
⊕ P2	📏	16	Constant stride	example.cpp:88		arrayB	288KB	vectorization...	loop_site_5	Write
⊕ P4	📏		Parallel site information	example.cpp:86				vectorization...	loop_site_5	

# Intel® Advisor GUI

## Program metrics

Elapsed Time 51.60s  
Vector Instruction Set AVX512, AVX2, AVX  
Number of CPU Threads 48

GFLOPS 3.14  
GFLOP Count 161.877  
FP Arithmetic Intensity 0.12868  
GINTOPS 0.43

## Performance characteristics

Metrics	Total	
Total CPU time	902.03s	100%
Time in 3 vectorized loops	345.29s	38.3%
Time in scalar code	556.74s	61.7%

## Vectorization Gain/Efficiency



Vectorized Loops Gain/Efficiency 2.65x  
Program Approximate Gain 1.63x

## OP/S and Bandwidth

Effective OP/S And Bandwidth	Utilization	Hardware Peak
GFLOPS	3.137 0.083%	out of 3789 (DP) FLOPS
	0.041%	out of 7577 (SP) FLOPS
GINTOPS	0.4308 0.021%	out of 2046 (Int64) INTOPS
	0.011%	out of 4094 (Int32) INTOPS
CPU <-> Memory [L1+NTS GB/s]	24.38 0.14%	out of 17380 GB/s [bytes]
L2 Bandwidth [GB/s]	30.7 0.51%	out of 6049 GB/s [cache line bytes]
L3 Bandwidth [GB/s]	28.16 2.4%	out of 1171 GB/s [cache line bytes]
DRAM Bandwidth [GB/s]	30.63 14%	out of 224.8 GB/s [cache line bytes]

## Top time-consuming loops

Loop	Self Time	Total Time
[loop in lbm::collisionSomp\$parallel@28 at collision.cpp:95]	330.0675s	330.0675s
[loop in lbm::collisionSomp\$parallel@28 at collision.cpp:81]	140.8077s	140.8077s
[loop in lbm::streamSomp\$parallel_for@22 at stream.cpp:26]	73.18691s	73.18691s
[loop in lbm::collisionSomp\$parallel@28 at collision.cpp:36]	63.32187s	63.32187s
[loop in lbm::initSomp\$parallel@52 at init.cpp:88]	32.76916s	32.76916s




# Typical Vectorization Optimization Workflow

There is no need to recompile or relink the application, but the use of `-g` is recommended.

**In a rush:** Collect Survey data and analyze loops iteratively

**Looking for detail:**

1. Collect survey and tripcounts data **[Roofline]**
  - Investigate application place within roofline model
  - Determine vectorization efficiency and opportunities for improvement
2. Collect memory access pattern data
  - Determine data structure optimization needs
3. Collect dependencies
  - Differentiate between real and assumed issues blocking vectorization



# What is the Roofline Model?

Characterization of your application performance in the context of the hardware


It uses two simple metrics

- Flop count
- Bytes transferred

2 Operations

$$a_i = b_i + c_i * d_i$$

$$1W+3R = 4*4\text{bytes} = 16 \text{ bytes}$$



Roofline first proposed by University of California at Berkeley:  
[Roofline: An Insightful Visual Performance Model for Multicore Architectures](#), 2009  
Cache-aware variant proposed by University of Lisbon:  
[Cache-Aware Roofline Model: Upgrading the Loft](#), 2013

# Roofline Model in Intel® Advisor

Intel® Advisor implements a Cache Aware Roofline Model (CARM)

- “Algorithmic”, “Cumulative (L1+L2+LLC+DRAM)” traffic-based
- Invariant for the given code / platform combination

How does it work ?

- Counts every memory movement
- Instrumentation - Bytes and Flops
- Sampling - Time


Advantage of CARM	Disadvantage of CARM
No Hardware counters	Only vertical movements !
Affordable overhead (at worst =~10x)	Difficult to interpret
Algorithmic (cumulative L1/L2/LLC)	How to improve performance ?

# Roofline Chart in Intel® Advisor

Roof values are  
measured

Dots represent  
profiled loops  
and functions

High level of  
customization



# TUNING A SMALL EXAMPLE WITH ROOFLINE

A Short Walk Through the Process



# Example Code

## A Short Walk Through the Process

The example loop runs through an array of structures and does some generic math on some of its elements, then stores the results into a vector. It repeats this several times to artificially pad the short run time of the simple example.

```
51  for (int r = 0; r < REPEAT; r++)
52  {
53      for (int i = 0; i < SIZE; i++)
54      {
55          X[i] = ((7.4 * Y[i].a + 14.2) + Y[i].b * 3.1) * Y[i].a + 42.0;
56      }
57  }
```

```
26  vector<double> X(SIZE);
27  typedef struct AoS
28  {
29      double a;
30      double b;
31      double pad1;
32      double pad2;
33  } AoS;
34  AoS Y[SIZE];
```

# Finding the Initial Bottleneck


## A Short Walk Through the Process

The loop is initially under the Scalar Add Peak. The Survey confirms the loop is not vectorized.

+ -	Function Call Sites and Loops	Type
☑	[loop in main at roofline.cpp:53]	Scalar

The “Why No Vectorization?” column reveals why.

Why No Vectorization?
☑ vector dependence prevents vectorization



# Overcoming the Initial Bottleneck

## A Short Walk Through the Process

The recommendations tab elaborates: the dependency is only assumed.

Site Location	Loop-Carried Dependencies	Performance Issues
<a href="#">[loop in main at roofline.cpp:54]</a>	🟢 No dependencies found	💡 1 Assumed depe...

Memory Access Patterns Report

Dependencies Report

💡 Recommendations

*All Advisor-detectable issues:* [C++](#) | [Fortran](#)

! **Issue: Assumed dependency present**

The compiler assumed there is an anti-dependency (Write after read - WAR) or a true dependency (Read after write - RAW) in the loop. Improve performance by investigating the assumption and handling accordingly.

💡

**Recommendation: Confirm dependency is real**

There is no confirmation that a real (proven) dependency is present in the loop. To confirm: Run a [Dependencies analysis](#).

Running a Dependencies analysis confirms that it's false, and recommends forcing vectorization with a pragma.


# The Second Bottleneck

## A Short Walk Through the Process

Adding a pragma to force the loop to vectorize successfully overcomes the Scalar Add Peak. It is now below L3 Bandwidth.

The compiler is not making the same algorithmic optimizations, so the AI has also changed.

```
50 for (int r = 0; r < REPEAT; r++)  
51 {  
52     #pragma omp simd  
53     for (int i = 0; i < SIZE; i++)  
54     {  
55         X[i] = ((7.4 * Y[i].a + 14.2) + Y[i].b * 3.1) * Y[i].a + 42.0;  
56     }  
57 }
```



# Diagnosing Inefficiency

## A Short Walk Through the Process


While the loop is now vectorized, it is inefficient. Inefficient vectorization and excessive cache traffic both often

result from poor access patterns, which can be confirmed with a MAP analysis.

Function Call Sites and Loops		Vectorized Loops			
		Vector ...	Efficiency	Gain E...	VL (Ve...
🔧 [loop in main at roofline.cpp:53]		AVX	43%	1.73x	4

Site Location	Strides Distribution	Recommendations
🔧 [loop in main at roofline.cpp:53]	50% / 50% / 0%	💡 1 Inefficient memory access patterns present

Array of Structures is an inefficient data layout, particularly for vectorization.




# A New Data Layout

## A Short Walk Through the Process

Changing Y to SoA layout moved performance up again.

```
26 vector<double> X(SIZE);
27 typedef struct SoA
28 {
29     double a[SIZE];
30     double b[SIZE];
31     double pad1[SIZE];
32     double pad2[SIZE];
33 } SoA;
34 SoA Y;
```


Either the Vector Add Peak or L2 Bandwidth could be the problem now.




# Improving the Instruction Set

## A Short Walk Through the Process

Because it's so close to an intersection, it's hard to tell whether the Bandwidth or Computation roof is the bottleneck. Checking the Recommendations tab guides us to recompile with a flag for AVX2 vector instructions.

 **Issue: Potential underutilization of FMA instructions**

Your current hardware supports the AVX2 instruction set architecture (ISA), which enables the use of fused multiply-add (FMA) instructions. Improve performance by utilizing FMA instructions.


 **Recommendation: Target the higher ISA**

Although static analysis presumes the loop may benefit from FMA instructions available with the AVX2 or higher ISA, no FMA instructions executed for this loop. To fix: Use the following compiler options:

Before				
Function Call Sites and Loops				
	Ve...	Efficiency	Gain E...	VL (Ve...
[loop in main at roofline.cpp:53]	AVX	83%	3.30x	4

After				
Function Call Sites and Loops				
	Ve...	Efficiency	Gain E...	VL (Ve...
[loop in main at roofline.cpp:53]	AVX2	100%	4.00x	4




# Assembly Detective Work

## A Short Walk Through the Process

The dot is now sitting directly on the Vector Add Peak, so it is meeting but not exceeding the machine's vector capabilities. The next roof is the FMA peak. The Assembly tab shows that the loop is making good use of FMAs, too.

The Code Analytics tab reveals an unexpectedly high percentage of scalar compute instructions.

The only scalar math op present is in the loop control.



Source	Top Down	Code Analytics	Assembly	Recommendations	Why Not
Module: roofline_demo_samples.exe!0x140001124					
	Address	Line	Assembly		
	0x140001124		<b>Block 1: 3040000000</b>		
	0x140001124	55	vmovupd ymm4, ymmword ptr [r8+rcx*8+0x151e0]		
	0x14000112e	55	vmovdqa ymm5, ymm1		
	0x140001132	55	vfmadd213pd ymm5, ymm4, ymm2		
	0x140001137	55	vfmadd231pd ymm5, ymm0, ymmword ptr [r8+rcx*8+0x177e0]		
	0x140001141	55	vfmadd213pd ymm5, ymm4, ymm3		
	0x140001146	55	vmovupd ymmword ptr [rax+rcx*8], ymm5		
	0x14000114b	53	add rcx, 0x4		
	0x14000114f	53	cmp rcx, 0x4c0		
	0x140001156	53	jb 0x140001124 <Block 1>		

Loop Body

Loop Control



# One More Optimization

## A Short Walk Through the Process


Scalar instructions in the loop control are slowing the loop down.

Unrolling a loop duplicates its body multiple times per iteration, so control makes up proportionately less of the loop.

### Static Instruction Mix Summary

### Dynamic Instruction Mix Summary

▼ Memory	47% (9120000000, 24)	
▶ Vector	47% (9120000000, 24)	52
▼ Compute	33% (6460000000, 17)	
▶ Vector	31% (6080000000, 16)	53
▶ Scalar	2% (380000000, 1)	54
▼ Mixed	16% (3040000000, 8)	55
▶ Vector	16% (3040000000, 8)	56
Other	4% (760000000, 2)	57



```
#pragma unroll(8)
#pragma omp simd
for (int i = 0; i < SIZE; i++)
{
    X[i] = ((7.4 * Y.a[i] + 14.2) + Y.b[i] * 3.1) * Y.a[i] + 42.0;
}
```

# Recap

## A Short Walk Through the Process

**17.156s**

*Original scalar loop.*

**9.233s**

*Vectorized with a pragma.*

**4.250s**

*Switched from AoS to SoA.*


**3.217s**

*Compiled for AVX2.*

**2.406s**

*Unrolled with a pragma.*

Performance (GFLOPS)




# INTEGRATED ROOFLINE


# Beyond CARM: Integrated Roofline

New capability in Intel® Advisor: use simulation based method to estimate specific traffic across memory hierarchies.

- Record load/store instructions
- Use knowledge of processor cache structure and size
- Produce estimates of traffic generated at each level by individuals loops/functions



# Integrated Roofline Representation



# New and improved summary

## Program metrics

Elapsed Time	154.92s	▶ INT+FLOAT Giga OPS	11.89
Vector Instruction Set	AVX512, AVX2, AVX, SSE2, SSE	▶ GFLOPS	10.16
Number of CPU Threads	1	▶ GINTOPS	1.72

Effective Program Characteristics		Utilization		Hardware Peak
> GFLOPS	10.16	10%	out of	100.1 (DP) FLOPS 201.7 (SP) FLOPS
> GINTOPS	1.723	3.2%	out of	53.94 (Int64) INTOPS 106.2 (Int32) INTOPS
> CPU <-> Memory [L1+NTS GB/s]	34.71	1.2e+3%	out of	450.6 GB/s [bytes]



## Performance characteristics

Metrics	Total	
Total CPU time	154.55s	100%
Time in 3 vectorized loops	142.89s	92.5%
Time in scalar code	11.66s	7.5%


## Vectorization Gain/Efficiency

Vectorized Loops Gain/Efficiency <sup>②</sup>	3.37x	42%
Program Approximate Gain <sup>②</sup>	3.19x	

# Roofline compare



- Filter In Selection
- Filter Out Selection
- Clear Filters



# FLOW GRAPH ANALYZER



# Flow Graph Analyzer


Workflows: Create, Debug, Visualize and Analyze

## Design mode

- Allows you to create a graph topology interactively
- Validate the graph and explore what-if scenarios
- Add C/C++ code to the node body
- Export C++ code using Threading Building Blocks (TBB) flow graph API

## Analysis mode

- Compile your application (with tracing enabled)
- Capture execution traces during the application run
- Visualize/analyze in Flow Graph Analyzer
- Works with TBB and OpenMP




# Summary

2<sup>nd</sup> gen Intel® Xeon® Scalable processors have more performance capacity than ever before, but code needs to be written to take advantage of it!

- Build a good foundation
  - Use the right compiler flags and libraries
  - Write your application to make good use of multithreading
    - Use **Intel® Advisor** to plan your threading
    - Use Intel® VTune™ Amplifier's **Threading** analysis to optimize your threading
- Tune to the architecture with performance profiling tools.
  - Find your hotspots with VTune™ Amplifier's **Hotspots** analysis type.
  - Diagnose your bottlenecks with the **Microarchitecture Exploration** analysis type
    - Dig deeper with a **Memory Access** analysis or **Intel® Advisor**
  - Implement solutions based on your findings
    - Use **Intel® Inspector** to make good use of Intel® Optane™ DC Persistent Memory

# Get the Most from Your Code Today with Intel® Tech.Decoded



Visit [TechDecoded.intel.io](https://TechDecoded.intel.io) to learn how to put key optimization strategies into practice with Intel development tools.

## Big Picture Videos

Discover Intel's vision for key development areas.

## Essential Webinars

Gain strategies, practices and tools to optimize application and solution performance.

## Quick Hit How-To Videos

Learn how to do specific programming tasks using Intel® tools.

## TOPICS:

- Visual Computing
- Code Modernization
- Systems & IoT
- Data Science
- Data Center & Cloud

# Legal Disclaimer & Optimization Notice

Performance results are based on testing from 2010 thru 2017 and may not reflect all publicly available security updates. See configuration disclosure for details. No product or component can be absolutely secure.

Benchmark results were obtained prior to implementation of recent software patches and firmware updates intended to address exploits referred to as "Spectre" and "Meltdown". Implementation of these updates may make these results inapplicable to your device or system.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit [www.intel.com/benchmarks](http://www.intel.com/benchmarks).

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Copyright © 2019, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

## Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.


Notice revision #20110804

# Configurations for 2010-2017 Benchmarks

## Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804

Performance measured in Intel Labs by Intel employees



## Platform Hardware and Software Configuration

	Platform	Unscaled Core Frequency	Cores/Socket	Num Sockets	L1 Data Cache	L2 Cache	L3 Cache	Memory	Memory Frequency	Memory Access	H/W Prefetchers Enabled	HT Enabled	Turbo Enabled	C States	O/S Name	Operating System	Compiler Version
WSM	Intel® Xeon™ X5680 Processor	3.33 GHz	6	2	32K	256K	12 MB	48 MB	1333 MHz	NUMA	Y	Y	Y	Disabled	Fedora 20	3.11.10-301.fc20	icc version 17.0.2
SNB	Intel® Xeon™ E5 2690 Processor	2.9 GHz	8	2	32K	256K	20 MB	64 GB	1600 MHz	NUMA	Y	Y	Y	Disabled	Fedora 20	3.11.10-301.fc20	icc version 17.0.2
IVB	Intel® Xeon™ E5 2697v2 Processor	2.7 GHz	12	2	32K	256K	30 MB	64 GB	1867 MHz	NUMA	Y	Y	Y	Disabled	RHEL 7.1	3.10.0-229.el7.x86_64	icc version 17.0.2
HSW	Intel® Xeon™ E5 2600v3 Processor	2.2 GHz	18	2	32K	256K	46 MB	128 GB	2133 MHz	NUMA	Y	Y	Y	Disabled	Fedora 20	3.15.10-200.fc20.x86_64	icc version 17.0.2
BDW	Intel® Xeon™ E5 2600v4 Processor	2.3 GHz	18	2	32K	256K	46 MB	256 GB	2400 MHz	NUMA	Y	Y	Y	Disabled	RHEL 7.0	3.10.0-123.el7.x86_64	icc version 17.0.2
BDW	Intel® Xeon™ E5 2600v4 Processor	2.2 GHz	22	2	32K	256K	56 MB	128 GB	2133 MHz	NUMA	Y	Y	Y	Disabled	CentOS 7.2	3.10.0-327.el7.x86_64	icc version 17.0.2
SKX	Intel® Xeon® Platinum 81xx Processor	2.5 GHz	28	2	32K	1024K	40 MB	192 GB	2666 MHz	NUMA	Y	Y	Y	Disabled	CentOS 7.3	3.10.0-514.10.2.el7.x86_64	icc version 17.0.2

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to <http://www.intel.com/performance>



# TECH. DECODED